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We present an improved fabrication process for overlapping aluminum gate quantum dot devices
on Si/SiGe heterostructures that incorporates low-temperature inter-gate oxidation, thermal anneal-
ing of gate oxide, on-chip electrostatic discharge (ESD) protection, and an optimized interconnect
process for thermal budget considerations. This process reduces gate-to-gate leakage, damage from
ESD, dewetting of aluminum, and formation of undesired alloys in device interconnects. Addi-
tionally, cross-sectional scanning transmission electron microscopy (STEM) images elucidate gate
electrode morphology in the active region as device geometry is varied. We show that overlapping
aluminum gate layers homogeneously conform to the topology beneath them, independent of gate
geometry, and identify critical dimensions in the gate geometry where pattern transfer becomes
non-ideal, causing device failure.
I. INTRODUCTION
Developing a suitable physical system for quantum
computation has received much attention in the past
two decades. Since Loss and Divencenzo’s proposal [1],
significant progress has been made using spins in solid-
state systems as quantum bits (qubits). Coherent con-
trol of semiconductor quantum dots using spin degrees of
freedom was first demonstrated in GaAs/Al0.3Ga0.7As
heterostructures [2, 3]. This particular heterostructure
found initial success due to the small electron effective
mass in GaAs and depletion mode operation of devices.
This allows for large, single layer gate geometries to tune
devices into the few-electron regime [4]. Although fabri-
cation and characterization of one-qubit devices in GaAs
has become routine [2, 3, 5–7], short coherence times of
spin-qubits due to the presence of nuclear spins [8] make
it difficult to achieve fidelities necessary for fault-tolerant
operation [9].
Silicon-based approaches have significantly improved
qubit performance in solid-state spin systems in part
due to the spinless nucleus of 28Si. Experiments us-
ing isotopically purified 28Si have shown average single-
qubit control fidelity in excess of 99.9% [10]. However,
in Si, the lithographic demands are more stringent be-
cause of the larger electron effective mass. Different gate
designs have been explored, including open geometries,
which use global top gate(s) and several depletion gates
to form each quantum dot [11, 12] and tight geometries
which use linear, overlapping gates with dedicated accu-
mulation and depletion electrodes for each quantum dot
[13, 14]. While both general designs have generated two-
qubit devices in Si/SiGe [15–17] and Si-MOS [18, 19],
the overlapping gate architecture has clear advantages
in scaling to larger systems. A 9-dot array has already
been demonstrated [14] and similar architectures can be
scaled into much larger arrays. Additionally, quantum
dots form in predictable locations with tunnel couplings
that can be well-controlled using a single gate [20, 21].
While there are benefits in choosing a linear, overlapping
gate architecture, developing a high yield fabrication pro-
cess is challenging.
In this article, we investigate many yield limiting
steps in the fabrication of linear, overlapping aluminum
gate quantum dot devices, showing failure analysis of
critical interfaces and providing improved process steps
for difficulties experienced in typical fabrication pro-
cesses. We present results on three main topics: low-
temperature oxidation of inter-gate aluminum oxide
(AlOx), cross-sectional scanning transmission electron
microscopy (STEM) analysis of overlapping Al gate ge-
ometries, and characterization of interconnects between
the device bond pads and active region—the local region
surrounding quantum dots. Four low-temperature oxida-
tion techniques are compared for enhancement of the na-
tive AlOx that electrically isolates subsequent gate elec-
trode layers from each other. STEM analysis investigates
test structures with varying dot-to-dot pitch, character-
izing how different gate geometries affect gate electrode
morphology and the filling of barrier gates in gaps be-
tween plunger gates. For the interconnects, we optimize
the process flow to allow for thermal annealing of the
Al2O3 grown by atomic layer deposition (ALD), incorpo-
ration of the low-temperature oxidation techniques pre-
sented, and integration of on-chip electrostatic discharge
(ESD) protection.
II. FABRICATION METHODS
Layer-by-layer fabrication of overlapping Al gate quan-
tum dot devices is shown in Figure 1. A top down scan-
ning electron microscope (SEM) image of each Al gate
layer is shown in Figure 1(a-c) and a completed device
active region with all three layers is shown in Figure 1(d).
The device consists of three quantum dots with four bar-
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2Figure 1. Scanning electron microscope images of a triple-dot device active region and stability diagrams. (a) Screening gates
are patterned in the first layer. (b) The accumulation gate layer patterns reservoirs and plunger gates. (c) Barrier gates are
patterned on the third layer to fill gaps between plunger gates. (d) All three layers of a completed triple-dot device. (e, f)
Stability diagrams of plunger gate pairs P1/P2 and P2/P3 where the conductance gM1 beneath integrated charge sensing dot
M1 is measured, demonstrating electrostatic control of the few-electron regime in each quantum dot pair.
rier gates on the bottom side and a single integrated
charge sensing dot on the top side. This particular ge-
ometry is shown because it is a unit cell for an architec-
ture that can be linearly tiled [14]. All layers are pat-
terned using an Elionix ELS G-100 electron beam writer
on PMMA 495 A4 resist. Layers are aligned using 200 nm
thick evaporated gold alignment marks, achieving better
than 10 nm overlay accuracy on average. The Al gate
metal is deposited using a Lesker PVD 75 electron-beam
evaporator at 0.3 Å/s at a pressure of ∼9×10−7 Torr. All
electron-beam lithography (EBL) steps using a PMMA
resist stack are developed in 3:1 IPA:MIBK and lifted off
using Remover PG heated to 75◦C for 1 hour, followed by
a solvent clean. After lift-off, the Al gates on the first two
layers are further oxidized using a plasma ash technique
that will be described in detail below. A more thorough
fabrication process is described in the Appendix.
Each set of gates takes on a specific role in manipulat-
ing the chemical potential of the two-dimensional elec-
tron gas (2DEG). The first layer, shown in Figure 1(a),
acts to screen stray electromagnetic fields from the sec-
ond and third layers. The screening gates are used to
deplete regions beneath them, defining a long, thin chan-
nel in the 2DEG that can be accumulated/depleted by
gates from subsequent layers. A 150 nm wide central
screening gate is patterned to prevent current injection
from the top side to the bottom side. The second layer,
shown in Figure 1(b), consists of accumulation gates, in-
cluding reservoir gates for Fermi level control of electron
reservoirs, and plunger gates for tuning electron occupa-
tion within quantum dots. Figure 1(c) shows the third
layer, which patterns barrier gates designed to deplete
the 2DEG and tune the tunnel coupling into and out of
quantum dots. The final device with all three layers is
shown in Figure 1(d). The width of all plunger/barrier
gates is increased to 100 nm before crossing the edge of
the screening gates in order to minimize step coverage
failure. In this particular geometry, plunger gates are
nominally 70 nm wide with a 120 nm pitch, and barrier
gates are 60 nm wide, filling a 50 nm gap. The device
is cooled in a dilution refrigerator with a base tempera-
ture of <50 mK and electron temperature Te = 100± 10
mK. Figure 1(e, f) show charge stability diagrams in the
few-electron regime between each pair of adjacent quan-
tum dots P1/P2 and P2/P3, respectively, as measured
by an integrated charge sensing dot beneath M1. M1 is
biased into a configuration such that it is on the highest
sloped region of a Coulomb blockade peak, where changes
in charge occupancy of quantum dots P1-P3 result in
detectable shifts in current through the sensor dot [22].
The differential conductance dgM1/dVP is measured us-
ing standard lock-in techniques as detailed in Ref. [23].
High resolution plots were taken over a 24 hour period
to demonstrate stability in the few-electron regime.
III. LOW-TEMPERATURE INTER-GATE
OXIDATION
Gate layers are electrically isolated via the AlOx that
grows natively on the Al gate electrodes. This allows
for the omission of blanket dielectric films such as ALD-
grown Al2O3 typically present between gate layers, which
may cause increased charge noise in Si/SiGe quantum
dot devices [24]. Removal of grown dielectrics for electri-
cal isolation comes at a cost though—one must rely on
the AlOx that grows natively on evaporated Al, which
is reported to grow between 1.6–3.0 nm by a variety of
3techniques [25–30]. This makes high yield fabrication of
devices difficult due to gate-to-gate leakage and damage
from ESD.
In order to determine if this native oxide is sufficient
to prevent leakage, we compare four different techniques
used to oxidize Al gates: native oxidation (NO), thermal
annealing at 250◦C (TO), plasma ashing (PA), and UV-
ozone treatment (UV). All samples are natively oxidized
at standard temperature and pressure before a 15 minute
treatment by each oxidation method. For TO, the anneal
is at 250◦C and 45% humidity. For PA, the plasma asher
used is a YES R3 Downstream Plasma Cleaner at a pres-
sure of 5 torr with 80 sccm O2 using a power of 250 W.
For UV, a Samco UV-1 model is used with an oxygen
flow rate of 0.5 l min−1, giving an ozone concentration
of 6 g m−3 with its substrate platen heated to 250◦C.
To characterize how each oxidation treatment affects
the electrical isolation properties the of Al gates, we fab-
ricate two-layer test structures designed to replicate the
overlap between plunger/barrier layers and the screen-
ing gate layer of the device shown in Figure 1. The
test structure device design includes the portion of the
plunger/barrier gate that climbs onto the screening gate
lying beneath it to ensure this rugged interface was in-
cluded as part of the breakdown test. The first layer
is oxidized using one of the four methods, and subse-
quently the breakdown voltage is measured using stan-
dard current-voltage measurements. Devices are fabri-
cated on [100] Si wafers, electrically isolated from the Si
by 100 nm of ALD-grown Al2O3. The two layers are
patterned using EBL. 30 and 50 nm of Al are deposited
for the first and second layer, respectively. The struc-
tures have an overlap area of 1 µm x 0.1 µm, similar
to the gate overlap in Figure 1(d). Each electrode layer
forming the test structures is connected to 200 nm thick
gold bond pads, which are used to apply a differential
voltage to the device and measure leakage current using
a Keithley Model 2700 Multimeter, current limited to 5
nA. Devices are tested cryogenically at 2 K by increasing
the differential voltage between electrode and counter-
electrode pairs until breakdown is observed, defined here
to be when 100 pA of gate-to-gate leakage is measured
(a measured current density of 0.1 A cm−2). Devices are
inspected after measurement in an SEM to ensure they
have not been destroyed by ESD. Figure 2(a) shows the
results of the breakdown test. For each of the four oxida-
tion methods, 10, 41, 11, and 35 samples are measured
for NA, TO, UV, and PA, respectively, to determine an
average breakdown voltage, shown as a solid data point.
Adjacent to solid data points are the breakdown volt-
age of all devices measured for each method, shown as
hollow, semi-transparent points. The average breakdown
and standard deviations are summarized in Table I. The
spread and standard deviations measured for TO and PA
are a more accurate representation of their true values
due to the larger number of devices measured.
The minimum breakdown voltages observed in PA and
UV, shown in column five of Table I, are significantly
Figure 2. Low-temperature oxidation characterization of
AlOx. (a) Breakdown voltage data for native (NO), thermally
annealed (TO), UV-ozone (UV) and plasma ashed (PA) inter-
gate AlOx. Solid data points show the average breakdown
voltage and standard deviation measured for each method.
Adjacent to solid data points are the breakdown voltage of all
devices measured for each method, shown as hollow, semi-
transparent points. (b) X-ray photoelectron spectrsocopy
spectra taken for each method; traces offset for clarity. The
AlOx thickness is extracted from the relative intensities of the
oxidic/metallic Al 2p peaks [31]. (c) Extracted thickness of
AlOx from XPS spectra.
above the estimated maximum differential voltage needed
for overlapping Al gate devices in Si/SiGe (∼1–2 V),
whereas it is only modestly higher for NO and TO. As
device size is increased to include more and more over-
lapping aluminum gates, it becomes increasingly impor-
tant that the native AlOx is further oxidized to be more
robust to electrical breakdown, thus PA and UV repre-
sent two low-temperature oxidation methods that miti-
gate failure due to gate-to-gate leakage at an acceptable
level for larger devices. The distinct increase in break-
down voltage of the PA and UV techniques suggests in-
creased AlOx thickness and/or higher quality AlOx. To
isolate these variables, we analyze bulk Al films using x-
ray photoelectron spectrsocopy (XPS) to determine oxide
thickness. The XPS spectra are shown in Figure 2(b).
The AlOx thickness can be extracted from the relative
intensities of the oxidic/metallic Al 2p peaks, as detailed
in Ref. [31]. There is a slight red shift observed in the
AlOx XPS peak of the PA samples. It is likely PA ex-
hibits this behavior because it is the thickest film of the
four, and the Al-O bonding energy is 0.6 eV lower than
the Al-OH bonding energy [32]. Since the surface layer is
4more hydroxyl rich than bulk AlOx, the red shift could
be simply explained by the thicker PA oxide as compared
to the other methods. The spectra shown in Figure 2(b)
are a subset of a larger dataset taken to determine the
average thickness and fluctuations in thickness for each
method. Six XPS spectra are taken at different positions
on the bulk film for each oxidation method to obtain sta-
tistical fluctuations in the AlOx thickness. We note that
the AlOx thickness of amorphous and crystalline oxidized
Al are similar [30], so our bulk measurements are closely
representative of the much smaller device gate electrodes,
which are composed of Al grains on the order of the gate
electrode width. Figure 2(c) shows the results from all
measured samples, and the values are summarized in Ta-
ble I. The thickness for PA, UV and TO all exceed NO.
PA displays the fastest oxidation rate.
The reported breakdown field of PA and UV, shown
in column four of Table I, is comparable to NO, therefore
the higher breakdown voltage is primarily attributed to
the increase in thickness. We note that while our break-
down field values for AlOx of ∼15 MV cm−1 are higher
than values reported for bulk AlOx in literature of ∼3–8
MV cm−1 [33–35], this is due to two distinct differences in
our experiment: a much thinner AlOx layer and a lower
substrate temperature during breakdown measurements.
Ultrathin AlOx films display an enhancement in break-
down field at approximately 4 nm and below, measured
to be between 10–30 MV cm−1 for AlOx thicknesses be-
tween 1.2–6.0 nm [36]. Furthermore, the breakdown field
of AlOx shows a significant dependence on substrate tem-
perature between 200–500 K [35, 37]. Here, measure-
ments are performed at 2 K, and the device AlOx layer
is between 2–5 nm, providing ample explanation for the
increase in breakdown field as compared to bulk AlOx
measured at room temperature.
The oxidation rate of Al for both UV and PA follows
a d ∼ √t dependence [26, 27], where d is thickness and t
is time, which can be used to further increase the AlOx
thickness if desired. PA is implemented in the fabrication
of the triple-dot device shown in Figure 1. Low-frequency
charge noise was measured in two devices using PA on
Table I. Electrical characterization summary of low-
temperature Al oxidation methods. Oxide thickness was de-
termined from x-ray photoelectron spectrsocopy spectra. The
breakdown voltage (BDV) is defined here to be when >100
pA of current is measured between electrode and counter-
electrode pairs. Column four reports the ratio of column two
and three, the breakdown field.
Method Thickness (nm) BDV (V) BD Field(MV cm−1)
Min.
BDV (V)
PA 4.12 ± 0.12 6.36 ± 1.12 15.4 ± 2.7 4.50
UV 3.49 ± 0.09 5.23 ± 0.31 15.0 ± 1.0 4.75
TO 2.88 ± 0.04 3.65 ± 0.59 12.7 ± 2.1 2.60
NO 2.00 ± 0.07 2.91 ± 0.24 14.6 ± 1.3 2.80
separate chips, using the technique detailed in Ref. [38],
obtaining values of 2.31 and 0.89 µeV/
√
Hz at 1 Hz where
the noise power spectral density follows a 1/f dependence
with exponents 1.03 and 1.04, respectively. This is consis-
tent with other recent results for Si/SiGe quantum dots
using ALD-grown Al2O3 as a gate dielectric [24, 38].
IV. STEM FAILURE ANALYSIS
To further investigate potential failure modes in over-
lapping Al gate devices, we fabricate test structures using
PA between gate layers and take cross-sectional STEM
images (Figure 3). Two-layer test structures are fabri-
cated to investigate filling of the gaps between plunger
gates (first layer) by barrier gates (second layer) for vary-
ing gate widths.
The test structures are fabricated using the same pro-
cedure described for the device shown in Figure 1(a-d),
except the first layer is omitted. We note that the evapo-
rator hearth is water-cooled and copper radiation shield-
ing is used to keep the sample stage near room temper-
ature to reduce high temperature induced morphologi-
cal effects such as large grain size and sloped sidewalls
of the aluminum [39]. The gate geometry is shown in
Figure 3(a, b), where the plunger gate layer consists of
eight 70 nm wide, 50 nm thick gate electrodes with gate-
to-gate pitches varying from 90–150 nm in steps of 10
nm (increasing right to left). This leaves nominal gaps
20–80 nm wide for the barrier gates to fill. The barrier
gates are evaporated 20 nm wider than each gap, rang-
ing from 40–100 nm (increasing right to left) and the
thickness of the barrier gate layer is nominally 65 nm. A
schematic of the expected cross-section is shown in Fig-
ure 3(c), and plunger gate layer (blue) and barrier gate
layer (red) have been false-colored in Figure 3(b) using
the dark-field STEM image shown in the Supplemental
Material as a guide.
Several striking features are revealed from the STEM
images. The sidewall slope of the plunger and barrier
gate electrodes is found to be between 45–60◦. This is
consistent with AFM profiling shown in Ref. [39] and can
be explained by the process illustrated in Figure 3(f-h).
During evaporation, Al accumulation narrows the open-
ing of the PMMA mask. In extreme cases, the opening
closes completely, leaving gate electrodes thinner than
intended. This symptom is visible on the far right of
Figure 3(a, b), and can lead to yield problems associated
with step coverage failure.
On the far right of Figure 3(a, b), the plunger gates
themselves are deformed and reduced in thickness. This
is attributed to resist wall collapse [40], since the thick-
ness is skewed to one side. Top-down SEM images (not
shown) are consistent with such resist collapse. Resist
wall collapse is an issue in these devices because the bar-
rier gates are relatively thick (65 nm), to guarantee high-
yield connection over the many underlying gates in this
device. As a consequence, the PMMA resist is also cho-
5Figure 3. Failure analysis for varying gate widths. (a, b) Scanning transmission electron microscopy (STEM) images of an
overlapping Al gate structure, where (b) has been false-colored. Al plunger gates (blue) are deposited nominally 50 nm thick
and 70 nm wide on a Si substrate with gate-to-gate pitches varying from 90–150 nm. Al barrier gates (red) are deposited
subsequently, nominally 65 nm thick with widths varying from 40–100 nm. The test structure is capped with 20 nm of
ALD-grown Al2O3 (gray) and a protective platinum layer (black). (c) Schematic cross-section of imaged overlapping Al gate
structure. The sidewalls are assumed to be ∼60◦ as is observed on average in the STEM image. (d, e) Zoom in of Figure
3(a), where (e) has been false-colored. The 70 nm gap between plunger gates is filled homogeneously by the barrier gate. (f-h)
Schematic showing before (f), during (g) and after (h) the Al e-beam evaporation. The sloped sidewalls observed for Al gates
is due to accumulation of Al on PMMA sidewalls during evaporation [25].
sen to be thick (180 nm), for high-yield liftoff.
The barrier gates fill and contact the underlying sur-
face across all regimes, independent of the gap width.
The only case in this test structure where a barrier gate
is not in contact with the substrate is on the far right
side, where the intended gap of 20 nm completely closed
off. In the narrower regime, the barrier gate layer fails
for a different reason than the plunger gate layer. The
barriers do not hold their intended thickness and shape,
due to the process illustrated in Figure 3(f-h). Given the
45–60◦ sloped sidewalls, the thickness of the gate cannot
reliably exceed the width using this recipe. A way to
design around this is to pattern barrier gates as wide as
possible when devices contain small gaps between plunger
gates.
V. DEVICE INTERCONNECTS
Another challenge in fabricating quantum dots in
Si/SiGe heterostructures is the design considerations
needed for developing on-chip interconnects between
bond pads and the active region. High temperature pro-
cesses are desirable at different stages of device fabrica-
tion, but often times they cause failure of interconnects.
Below, we discuss critical interfaces affecting the thermal
budget at various stages of fabrication, how to design
around the thermal budget, and integration of on-chip
ESD protection.
For the interconnect design, we etch a mesa between
the bond pads and active region, shown in Figure 4(b),
preventing gate-to-ohmic leakage in the event that wire
bonds punch through the substrate into the 2DEG. The
yield of devices can be severely limited by damage due
to ESD after the fabrication of the active region. To
ameliorate this, on-chip ESD protection is implemented.
Shorting wires are patterned before fabrication of the ac-
tive region in the same lithographic step as bond pads,
preventing build-up of charge between gates. The short-
ing wires can be seen Figure 4(a) bordering the bond
pads. An equipotential for all gates is be maintained
through device packaging by wire bonding, grounding
through a printed circuit board, and physically scrib-
ing away the shorting wires on-chip afterwards. Alter-
natively, the leads can be electrically disconnected after
fabrication using an etch step, however, this does not
protect the device during packaging.
Consideration of the thermal budget is important when
determining a process flow for quantum dot devices. Sig-
nificant interdiffusion of the Si/SiGe interface at the
quantum well can occur above 800◦C [41], lowering the
valley splitting [42]. This makes growth of high quality
SiO2 [43, 44] on Si/SiGe heterostructures difficult, so in-
stead ALD is used to grow amorphous Al2O3 or HfO2
for gate-to-2DEG isolation. After the field/gate oxide is
grown, thermal annealing can be used to reduce interface
trapped charge [45, 46], which has been shown to reduce
threshold voltages and increase transconductance in Si-
MOS quantum dots [13].
The presence of interfaces (Figure 4(c), I-1 and Fig-
ure 4(d), I-2) further limits the thermal budget of devices.
We also note that the presence of thin Al films imposes
its own set of thermal constraints, including dewetting
and void formation, occurring at 400◦C [25] and between
300–500◦C [47], respectively. To maximize the thermal
budget of devices, we choose palladium instead of gold
6Figure 4. Interconnect and ESD protection architecture.
(a) Optical image of full device. The electrostatic discharge
(ESD) protection wiring borders the device, shorting all gate
leads together during fabrication of the device. (b) Optical
image of the device mesa. Interconnects between the active
region and bond pads are joined by 3/17 nm thick Ti/Pd pads.
(Inset) Zoom-in of a Pd-Al interconnect and an ohmic. (c)
Schematic cross-section (not to scale) of a device interconnect
where the Al gate lead meets the Pd interconnect. An oxide
terrace is used to reduce bulk oxide beneath the active region.
At I-1, an interface between Al and Pd is formed, resulting
in problematic alloys at ∼300◦C. (d) Schematic cross-section
(not to scale) of a device interconnect at the ohmic site. An
interface (I-2) between Ti/Pd and the P+ doped Si/SiGe het-
erostructure forms. Diffusion processes are observed to begin
at ∼400◦C, which can affect the interconnect morphology and
electrical connectivity.
for interconnect metallization. Au is often used, but for-
mation of AuAl2 (purple plague), a non-conductive alloy,
is observed in thin Au-Al films at temperatures as low as
217◦C on a minutes time scale [48]. Additionally, at the
ohmic metallization site, the Au/Si interface experiences
an interstitial diffusion process that affects thin film elec-
trode morphology at temperatures as low as 200◦C [49].
We observe a similar process when annealing a Au/Ti/Si
structure analogous to I-2 at 250◦C for 30 minutes. When
using Pd, the thermal budget is found to increase. For-
mation of Pd-Al alloys in thin films near 300◦C [50] can
cause electrical discontinuities, which we verified with a
30 minute anneal at 300◦C on a 30/17/3 nm Al/Pd/Ti
gate stack. Additionally, we observe diffusion processes
at 400◦C occurring at the Pd/Ti/Si interface, affecting
ohmic gate morphology. The consequence of these criti-
cal temperatures is that they cannot be exceeded by pro-
cesses such as post-metallization anneals or inter-gate ox-
idations with the expectation of high yield. However, the
UV and PA methods presented in this paper do not ex-
ceed any of these critical temperatures when using Pd as
an interconnect/ohmic gate metal (Figure 4, inset), and
thus are good choices for oxidation of inter-gate oxide.
VI. CONCLUSION
We have demonstrated an improved fabrication process
and performed failure analysis on many critical interfaces
in overlapping Al gate quantum dot devices. The main
takeaway from the AlOx characterization is that PA and
UV mitigate failure due to gate-to-gate leakage and ESD,
and their process temperatures are compatible with the
thermal budget of overlapping Al gate quantum dot de-
vices. Optimization of individual oxidation techniques,
not considered here, may improve oxide quality and allow
further tuning of the AlOx thickness. For UV oxidation
of Al, relative humidity, time of oxidation, temperature,
and partial pressure of oxygen all affect the growth rate
[27, 28, 51]. For PA, time of oxidation, excitation fre-
quency, power, and partial pressure of oxygen affect the
growth rate [26, 52].
We also fabricated overlapping Al gate two-layer struc-
tures and used cross-sectional STEM images to analyze
failure modes of varying gate geometries. The side walls
of the plungers/barriers were found to be between 45–
60◦, creating potential issues with step coverage near the
active region. This can often be designed around by max-
imizing the barrier gate widths when devices have small
gaps between plunger gates. We also identified failure
modes associated with critical dimensions in device ge-
ometries. Gates with <40 nm gaps between plungers
showed abnormalities due to resist wall collapse and thin-
ner than intended deposition thickness.
Finally, we showed an interconnect fabrication pro-
cess that implements on-chip ESD protection and iden-
tified critical temperatures that can result in electrical
discontinuities at different stages of device fabrication.
By designing a fabrication process compatible with these
temperatures, field/gate oxides may still be annealed at
450◦C in forming gas before metal deposition, and inter-
gate oxide in Al devices can be further oxidized using UV
or PA. The result of a process with these changes imple-
mented was shown in Figure 1(e, f), where the quantum
dots were notably stable and all gate electrodes worked
7as intended.
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Appendix: Detailed Fabrication Process
The fabrication process flow for devices integrating
low-temperature oxidation of Al gates, on-chip ESD pro-
tection, thermal annealing of the field/gate oxide, and
the use of Pd as interconnect metal is discussed below.
Patterning for all photolithography steps is done using
a Nikon NSR-2005i8A i-line stepper. All photolithogra-
phy steps precede EBL steps and are completed on a 3"
Si/SiGe wafer before it is diced into chips for EBL. A
base mesa structure, shown in Figure 4(a, b), accommo-
dates a range of device geometries with up to 40 gates.
All Al2O3 etch steps use 20:1 BOE as an etchant.
Device fabrication begins with a mesa etch using re-
active ion etching (RIE) with CHF3 as the process gas.
Before ion implantation, a 10 nm screening oxide (Al2O3)
is grown using ALD. This helps prevent cross-linked re-
sist from contaminating the substrate when stripping the
resist mask post-ion implantation. 31P+ is implanted at
25 keV with a density of 5×1015 ions cm−2 at a 7◦ tilt
to electrically connect to a 40 nm deep Si quantum well.
The implanted region is then annealed at 700◦C for 15
seconds in forming gas using a rapid thermal annealer.
15 nm of field oxide and and 5 nm of gate oxide (Al2O3)
are grown subsequently using ALD. Between oxide depo-
sitions, a 15 µm × 15 µm terrace is etched in the field
oxide to reduce bulk oxide in the active region. Each
layer is annealed individually using a forming gas anneal
(FGA) at 450◦ C. Two anneals, one after each layer, is
preferred over annealing both at the same time due to
blistering of ALD Al2O3 [53, 54].
Metallization of devices begins with a two step pro-
cess to etch and metallize the ohmic contacts. Positive
photoresist with an HMDS adhesion layer is used to pre-
vent undercutting during the etch and a negative resist is
used for ohmic metallization. Interconnect jumper pads
are then deposited using a 3/17 nm Ti/Pd metal stack.
This total thickness must be sufficiently thin compared
to the first Al gate layer thickness to prevent step cov-
erage failure. Bond pads and the ESD protection wiring
are deposited together using a 20/180 nm Ti/Pd metal
stack.
After wafer-level photolithography steps have been
completed, the wafer is diced and the active region is fab-
ricated on chips. Three layers of Al gates are deposited
using an e-beam evaporator with thicknesses of 30/50/65
nm, increasing from first to last. After the first and sec-
ond layers are deposited, the native AlOx that grows on
the gate electrodes is further oxidized as discussed in the
main text.
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Figure S1. STEM image of overlapping aluminum gate test structure using the high angle annular dark field (HAADF)
detector. This high contrast image was used to aid in identifying interfaces between plungers and barriers and false-coloring
the plunger and barrier gate layers shown in the main text.
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